imants/RTR532
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
47 Commits 1 Branch 0 Tags
01e4a4b6d37e916795e2526c3d43838a8ede2746
T
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
imants 01e4a4b6d3 Signal sum and signal sum test bench now working. 
Added overflow check logic
2020-06-09 14:40:44 +03:00
ld1
Add Lab work No1
2020-03-24 20:23:39 +02:00
ld2
Signal generators are working. Tested on TestBench
2020-06-08 20:45:20 +03:00
ld3
Signal sum and signal sum test bench now working.
2020-06-09 14:40:44 +03:00
ps1
Update ps01q.vhd
2020-02-10 23:07:59 +02:00
ps2/ps02q
DDS module and test bench finished
2020-04-01 21:35:27 +03:00
ps3
ps4 added
2020-03-29 21:08:14 +03:00
ps4
renaming file
2020-04-01 22:58:27 +03:00
LICENSE
Initial commit
2020-02-10 20:32:52 +02:00
README.md
VHDL Problem set 3
2020-02-23 23:58:12 +02:00

README.md

RTR532

GitHub GitHub last commit GitHub language count GitHub top language

Rīgas Tehniskā Universitāte kurss RTR532 19/20 pavasaris

Reference in New Issue View Git Blame Copy Permalink
S
Description
RTU kurss RTR532 19/20
Readme MIT
3.4 MiB
Languages
VHDL 66.4%
Verilog 16.1%
Tcl 8.9%
Shell 4.3%
MATLAB 3.2%
Other 1%