8da9e7da7c78dadbfc47393dec394819a97f6343
i2s sender and i2s receiver. Also add JXADC_controler for logic analizer.
Languages
Verilog
37.6%
MATLAB
31.8%
HTML
21.1%
Tcl
9.5%


