imants/RTR532
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
45652812e395635be090caaf2617f3dc4499121c
RTR532/ld2
T
History
Imants Pulkstenis 45652812e3 add aditional modules for start/stop 
and for up down counter
2020-04-13 00:25:43 +03:00
..
schematic
Add Lab work No2
2020-03-25 00:08:31 +02:00
7segment_tb.v
Add Lab work No2
2020-03-25 00:08:31 +02:00
7segment.v
Timming now correct and also
2020-04-12 22:44:24 +03:00
Basys3_Master.xdc
add aditional modules for start/stop
2020-04-13 00:25:43 +03:00
clock_divider_tb.v
Timming now correct and also
2020-04-12 22:44:24 +03:00
clock_divider.v
Timming now correct and also
2020-04-12 22:44:24 +03:00
counter.v
add aditional modules for start/stop
2020-04-13 00:25:43 +03:00
debounce_switch.v
add aditional modules for start/stop
2020-04-13 00:25:43 +03:00
flip_flop.v
add aditional modules for start/stop
2020-04-13 00:25:43 +03:00
sr_latch.v
add aditional modules for start/stop
2020-04-13 00:25:43 +03:00
top_tb.v
add aditional modules for start/stop
2020-04-13 00:25:43 +03:00
top.v
add aditional modules for start/stop
2020-04-13 00:25:43 +03:00