imants/FPGA-Mandelbrot-Set
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
7 Commits 1 Branch 0 Tags
343026c4181263c293650234ce64f7da29f809a6
T
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
Imants Pulkstenis 343026c418 Add Verilog floating point multiplication
2019-07-23 16:28:59 +03:00
Matlab
Add Verilog floating point multiplication
2019-07-23 16:28:59 +03:00
7segment_tb.v
Initial file upload
2019-07-12 12:19:06 +03:00
7segment.v
Initial file upload
2019-07-12 12:19:06 +03:00
Basys3_Master.xdc
Writing test pattern for VGA to multiple BRAM
2019-07-18 23:32:23 +03:00
blockram.v
new MUX file, VGA memory splited in 15 seperate parts
2019-07-12 16:02:57 +03:00
clock_divider_param_tb.v
Initial file upload
2019-07-12 12:19:06 +03:00
clock_divider_param.v
Initial file upload
2019-07-12 12:19:06 +03:00
clock_enable_param.v
Initial file upload
2019-07-12 12:19:06 +03:00
clock_enable_tb.v
Initial file upload
2019-07-12 12:19:06 +03:00
com_to_mem_FSM_hex.v
Initial file upload
2019-07-12 12:19:06 +03:00
com_to_mem_module.v
Initial file upload
2019-07-12 12:19:06 +03:00
com_to_mem_tb.v
Initial file upload
2019-07-12 12:19:06 +03:00
debounce_switch.v
Initial file upload
2019-07-12 12:19:06 +03:00
horizontal_counter.v
Initial file upload
2019-07-12 12:19:06 +03:00
multiply_tb.v
Add Verilog floating point multiplication
2019-07-23 16:28:59 +03:00
multiply.v
Add Verilog floating point multiplication
2019-07-23 16:28:59 +03:00
mux_tb.v
Writing test pattern for VGA to multiple BRAM
2019-07-18 23:32:23 +03:00
mux.v
Add Matlab files
2019-07-22 22:06:56 +03:00
pattern_gen_tb.v
Initial file upload
2019-07-12 12:19:06 +03:00
pattern_gen.v
Writing test pattern for VGA to multiple BRAM
2019-07-18 23:32:23 +03:00
README.md
new MUX file, VGA memory splited in 15 seperate parts
2019-07-12 16:02:57 +03:00
top_tb.v
Writing test pattern for VGA to multiple BRAM
2019-07-18 23:32:23 +03:00
top.v
Add Matlab files
2019-07-22 22:06:56 +03:00
UART_Loopback_module.v
Initial file upload
2019-07-12 12:19:06 +03:00
UART_Loopback_tb.v
Initial file upload
2019-07-12 12:19:06 +03:00
UART_RX.v
Initial file upload
2019-07-12 12:19:06 +03:00
UART_TX.v
Initial file upload
2019-07-12 12:19:06 +03:00
vertical_counter.v
Initial file upload
2019-07-12 12:19:06 +03:00
vga_module.v
Add Matlab files
2019-07-22 22:06:56 +03:00

README.md

FPGA Mandelbrot Set on Digilent Basys3 Xilinx Artix 7 (Not finished)

Mandelbrot set visualization

picture

I will try make Cornell University ECE 5760: Laboratory 3 Mandelbrot set visualization. http://people.ece.cornell.edu/land/courses/ece5760/LABS/s2019/lab3_mandelbrot.html

Lectures:

Reference in New Issue View Git Blame Copy Permalink
S
Description
Mandelbrot set visualization
Readme
57 KiB
Languages
Verilog 83.3%
Tcl 13.8%
MATLAB 2.9%