Clipping effect now working
This commit is contained in:
+4
-4
@@ -14,10 +14,10 @@ set_property PACKAGE_PIN W5 [get_ports clk]
|
||||
|
||||
|
||||
## Switches
|
||||
#set_property PACKAGE_PIN V17 [get_ports {sw[0]}]
|
||||
#set_property IOSTANDARD LVCMOS33 [get_ports {sw[0]}]
|
||||
#set_property PACKAGE_PIN V16 [get_ports {sw[1]}]
|
||||
#set_property IOSTANDARD LVCMOS33 [get_ports {sw[1]}]
|
||||
set_property PACKAGE_PIN V17 [get_ports {sw[0]}]
|
||||
set_property IOSTANDARD LVCMOS33 [get_ports {sw[0]}]
|
||||
set_property PACKAGE_PIN V16 [get_ports {sw[1]}]
|
||||
set_property IOSTANDARD LVCMOS33 [get_ports {sw[1]}]
|
||||
#set_property PACKAGE_PIN W16 [get_ports {sw[2]}]
|
||||
#set_property IOSTANDARD LVCMOS33 [get_ports {sw[2]}]
|
||||
#set_property PACKAGE_PIN W17 [get_ports {sw[3]}]
|
||||
|
||||
+84
-2
@@ -1,15 +1,97 @@
|
||||
module eclipping_effect #( parameter
|
||||
module clipping_effect #( parameter
|
||||
data_width = 16 // data width
|
||||
)(
|
||||
input clk,
|
||||
input reset,
|
||||
input signed [data_width-1: 0] i_data,
|
||||
output signed [data_width-1: 0] o_data,
|
||||
input [data_width-1: 0] i_treshhold
|
||||
input signed [data_width-1: 0] i_treshhold,
|
||||
input i_read_done,
|
||||
output o_read_enable,
|
||||
output o_data_valid,
|
||||
input i_data_ready
|
||||
);
|
||||
|
||||
//-------------Internal Constants---------------------------
|
||||
localparam [3:0] IDLE = 'd0,
|
||||
CLIP = 'd1,
|
||||
OUTPUT = 'd2;
|
||||
|
||||
reg [3:0] r_state=IDLE, r_next=IDLE;
|
||||
|
||||
reg signed [data_width-1: 0] r_data = 'b0;
|
||||
reg signed [data_width-1: 0] r_treshhold_p = 'b0;
|
||||
reg signed [data_width-1: 0] r_treshhold_n = 'b0;
|
||||
reg r_read_enable = 0;
|
||||
reg r_data_valid = 0;
|
||||
|
||||
assign o_read_enable = r_read_enable;
|
||||
assign o_data_valid = r_data_valid;
|
||||
assign o_data = r_data;
|
||||
|
||||
|
||||
//---------state register sequential always block-----------
|
||||
always @(posedge clk ) begin
|
||||
if (reset == 1) begin
|
||||
// clear state
|
||||
r_state <= IDLE;
|
||||
r_next <= IDLE;
|
||||
end
|
||||
else begin
|
||||
r_state <= r_next;
|
||||
end
|
||||
end
|
||||
|
||||
//----next state & outputs, combinational always block------
|
||||
|
||||
always @(posedge clk ) begin
|
||||
|
||||
case(r_state)
|
||||
IDLE : begin
|
||||
if (i_data_ready == 1) begin
|
||||
r_next <= CLIP;
|
||||
r_data <= i_data;
|
||||
r_treshhold_p <= i_treshhold;
|
||||
r_treshhold_n <= 0 - i_treshhold;
|
||||
r_read_enable <= 0;
|
||||
r_data_valid <= 0;
|
||||
end
|
||||
else begin
|
||||
r_next <= IDLE;
|
||||
r_read_enable <= 1; // redy to read data
|
||||
r_data_valid <= 0;
|
||||
end
|
||||
end
|
||||
CLIP : begin
|
||||
case (r_data < 0 )
|
||||
0 : begin // positive number
|
||||
if (r_data > r_treshhold_p)
|
||||
r_data <= r_treshhold_p;
|
||||
end
|
||||
1 : begin // negative number
|
||||
if (r_data < r_treshhold_n)
|
||||
r_data <= r_treshhold_n;
|
||||
end
|
||||
endcase
|
||||
r_next <= OUTPUT;
|
||||
r_data_valid <= 0;
|
||||
r_read_enable <= 0; // read disable
|
||||
end
|
||||
OUTPUT : begin
|
||||
if (i_read_done == 1) begin
|
||||
r_next <= IDLE;
|
||||
r_data_valid <= 0;
|
||||
r_read_enable <= 1;
|
||||
end
|
||||
else begin
|
||||
r_next <= OUTPUT;
|
||||
r_data_valid <= 1;
|
||||
r_read_enable <= 0; // read disable
|
||||
end
|
||||
end
|
||||
default: r_next <= IDLE; // on error
|
||||
endcase
|
||||
end
|
||||
|
||||
|
||||
|
||||
|
||||
+28
-15
@@ -3,28 +3,41 @@ module effect_module #( parameter
|
||||
)(
|
||||
input clk,
|
||||
input reset,
|
||||
input [1:0] sw, // effect control swiches
|
||||
input i_data_ready, // data ready to read
|
||||
input signed [d_width-1: 0] i_data, // data input form effect controler
|
||||
output read_enable, // enable data reading
|
||||
output o_read_enable, // enable data reading
|
||||
input i_read_done, // read done from effects controler
|
||||
output signed [d_width-1: 0] o_data, // data output form effect controler
|
||||
|
||||
output data_valid
|
||||
output o_data_valid
|
||||
|
||||
);
|
||||
|
||||
assign o_data = i_data_ready ? i_data : 'b0 ;
|
||||
assign read_enable = i_data_ready ? 1 : 0 ;
|
||||
assign data_valid = i_data_ready ? 1 : 0 ;
|
||||
// Wires for cliping effect
|
||||
wire signed [d_width-1: 0] w_data_ce;
|
||||
wire w_read_enable_ce;
|
||||
wire w_data_valid_ce;
|
||||
|
||||
// // cliping effect
|
||||
// eclipping_effect #(
|
||||
// .data_width(d_width) // data width
|
||||
// ) eclipping_effect (
|
||||
// .clk(clk),
|
||||
// .reset(reset),
|
||||
// .i_data(i_data),
|
||||
// .o_data(o_data)
|
||||
// );
|
||||
|
||||
assign o_data = w_data_ce;// ? w_data_ce : 'b0 ;
|
||||
assign o_read_enable = w_read_enable_ce;//(i_data_ready & w_data_valid_ce ) ? w_read_enable_ce : 0 ;
|
||||
assign o_data_valid = w_data_valid_ce;//(i_data_ready & w_data_valid_ce ) ? w_data_valid_ce : 0 ;
|
||||
|
||||
|
||||
// clipping effect
|
||||
clipping_effect #(
|
||||
.data_width(d_width) // data width
|
||||
) clipping_effect (
|
||||
.clk(clk),
|
||||
.reset(reset),
|
||||
.i_treshhold(16'h00f0),
|
||||
.i_data(i_data),
|
||||
.i_read_done(i_data_ready),
|
||||
.o_data(w_data_ce),
|
||||
.o_read_enable(w_read_enable_ce),
|
||||
.o_data_valid(w_data_valid_ce),
|
||||
.i_data_ready(i_data_ready)
|
||||
);
|
||||
|
||||
|
||||
endmodule
|
||||
@@ -11,6 +11,7 @@ module top #( parameter
|
||||
)(
|
||||
input clk,
|
||||
input btnC,
|
||||
input [1:0] sw, // swiches on board to control effects
|
||||
output da_mclk,
|
||||
output ad_mclk,
|
||||
output da_sclk,
|
||||
@@ -120,11 +121,12 @@ effect_module #(
|
||||
) effect_module (
|
||||
.clk(clk_25MHz),
|
||||
.reset(reset_n),
|
||||
.sw(sw), // effect control swiches
|
||||
.i_data_ready(w_dv_to_eff), // data ready to read
|
||||
.i_data(w_data_to_eff), // data input form effect controler
|
||||
.read_enable(w_rd_en_from_eff), // enable data reading
|
||||
.o_read_enable(w_rd_en_from_eff), // enable data reading
|
||||
.o_data(w_data_from_eff),
|
||||
.data_valid(w_dv_from_eff)
|
||||
.o_data_valid(w_dv_from_eff)
|
||||
|
||||
);
|
||||
|
||||
|
||||
Reference in New Issue
Block a user