41 lines
874 B
Verilog
41 lines
874 B
Verilog
/////////////////////////////
|
|
// Author - Imants Pulkstenis
|
|
// Date - 24.03.2020
|
|
// Project name - Lab work No2 - Counter
|
|
// Module name - debounce module module for reset button
|
|
//
|
|
// Detailed module description:
|
|
//
|
|
// This module is for debouncing push button
|
|
//
|
|
//
|
|
// Revision:
|
|
// A - initial design
|
|
// B -
|
|
//
|
|
//
|
|
/////////////////////////////
|
|
module debounce_switch(
|
|
input clk,
|
|
input i_switch,
|
|
output o_switch);
|
|
|
|
parameter c_debounce_limit=1_000_000;// 10ms at 100MHz
|
|
|
|
reg r_state=1'b0;
|
|
reg [19:0] r_count = 0;
|
|
|
|
always@(posedge clk)begin
|
|
if (i_switch != r_state && r_count < c_debounce_limit)
|
|
r_count <= r_count +1; //counter
|
|
else if (r_count == c_debounce_limit)begin
|
|
r_count <=0;
|
|
r_state <= i_switch;
|
|
end
|
|
else
|
|
r_count<=0;
|
|
end
|
|
|
|
assign o_switch=r_state;
|
|
|
|
endmodule |