imants/RTR532
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Task1 done. Code debuging

Browse Source
This commit is contained in:
Imants Pulkstenis
2020-02-16 12:20:58 +02:00
parent 4eb5c37b4f
commit 609a9292b3
2 changed files with 28 additions and 27 deletions
Download Patch File Download Diff File Expand all files Collapse all files
ps2/ps02q/ps02.qsf
+11 -9
View File
@@ -37,22 +37,24 @@
# -------------------------------------------------------------------------- #
set_global_assignment -name FAMILY "Cyclone V"
set_global_assignment -name DEVICE 5CGXFC5C6F27C7
set_global_assignment -name FAMILY "Cyclone 10 GX"
set_global_assignment -name DEVICE 10CX220YF780I5G
set_global_assignment -name TOP_LEVEL_ENTITY ps02
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 15.0.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "11:44:46 FEBRUARY 25, 2017"
set_global_assignment -name LAST_QUARTUS_VERSION "18.1.0 Lite Edition"
set_global_assignment -name LAST_QUARTUS_VERSION "19.4.0 Pro Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 256
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 100
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (VHDL)"
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT VHDL -section_id eda_simulation
# Obsolete assignment in <Version 19.4> "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
"
# Obsolete assignment in <Version 19.4> "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
"
# Obsolete assignment in <Version 19.4> "set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
"
set_global_assignment -name VHDL_FILE ps02.vhd
# Obsolete assignment in <Version 19.4> "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top"
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
set_global_assignment -name VERILOG_FILE ps02.v
set_global_assignment -name VHDL_FILE alu.vhd
ps2/ps02q/ps02.v
+5 -6
View File
@@ -27,7 +27,7 @@ module ps02 #( parameter
input clk,
input rst,
output [data_width - 1:0] R,
output flag);
output flag
);
//define inside of the module
@@ -38,9 +38,9 @@ module ps02 #( parameter
//component declaration for A, B, op signal generator
//port map for A, B, op signal generator
name_of_unit #(
ps02_siggen #(
.data_width(data_width)
) ps02_siggen (
) name_of_unit (
.clk(clk),
.rst(rst),
.A(A),
@@ -51,11 +51,10 @@ name_of_unit #(
//component declaration for alu (TASK 1)
//port map for ALU (TASK 1)
name_of_alu_unit #(
alu #(
.data_width(data_width)
) alu (
) name_of_alu_unit (
.clk(clk),
.rst(rst),
.A(A),
.B(B),
.op(op),