112 lines
5.7 KiB
NASM
Executable File
112 lines
5.7 KiB
NASM
Executable File
; --COPYRIGHT--,BSD_EX
|
|
; Copyright (c) 2012, Texas Instruments Incorporated
|
|
; All rights reserved.
|
|
;
|
|
; Redistribution and use in source and binary forms, with or without
|
|
; modification, are permitted provided that the following conditions
|
|
; are met:
|
|
;
|
|
; * Redistributions of source code must retain the above copyright
|
|
; notice, this list of conditions and the following disclaimer.
|
|
;
|
|
; * Redistributions in binary form must reproduce the above copyright
|
|
; notice, this list of conditions and the following disclaimer in the
|
|
; documentation and/or other materials provided with the distribution.
|
|
;
|
|
; * Neither the name of Texas Instruments Incorporated nor the names of
|
|
; its contributors may be used to endorse or promote products derived
|
|
; from this software without specific prior written permission.
|
|
;
|
|
; THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
|
|
; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
|
|
; THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
|
|
; PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR
|
|
; CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
|
|
; EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
|
|
; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;
|
|
; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
|
|
; WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
|
|
; OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
|
|
; EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
;
|
|
; ******************************************************************************
|
|
;
|
|
; MSP430 CODE EXAMPLE DISCLAIMER
|
|
;
|
|
; MSP430 code examples are self-contained low-level programs that typically
|
|
; demonstrate a single peripheral function or device feature in a highly
|
|
; concise manner. For this the code may rely on the device's power-on default
|
|
; register values and settings such as the clock configuration and care must
|
|
; be taken when combining code from several examples to avoid potential side
|
|
; effects. Also see www.ti.com/grace for a GUI- and www.ti.com/msp430ware
|
|
; for an API functional library-approach to peripheral configuration.
|
|
;
|
|
; --/COPYRIGHT--
|
|
;*******************************************************************************
|
|
; MSP430F20x2 Demo - ADC10, Output Internal Vref on P1.4 & ADCCLK on P1.3
|
|
;
|
|
; Description: Output ADC10 internal Vref on P1.4, toggling between two
|
|
; available options, 2.5V and 1.5V. ADC10OSC also output on P1.3.
|
|
;
|
|
; MSP430F20x2
|
|
; ----------------
|
|
; /|\| XIN|-
|
|
; | | |
|
|
; --|RST XOUT|-
|
|
; | |
|
|
; | P1.3/ADC10CLK|--> ADC10OSC ~ 3.5MHz - 6.5MHz
|
|
; | P1.4/A4|--> Vref
|
|
;
|
|
; P.Thanigai
|
|
; Texas Instruments Inc.
|
|
; May 2007
|
|
; Built with Code Composer Essentials Version: 2.0
|
|
;*******************************************************************************
|
|
.cdecls C,LIST, "msp430.h"
|
|
;-------------------------------------------------------------------------------
|
|
.def RESET ; Export program entry-point to
|
|
; make it known to linker.
|
|
|
|
;------------------------------------------------------------------------------
|
|
.text ; Progam Start
|
|
;------------------------------------------------------------------------------
|
|
RESET mov.w #0280h,SP ; Initialize stackpointer
|
|
StopWDT mov.w #WDTPW+WDTHOLD,&WDTCTL ; Stop WDT
|
|
SetupADC10 mov.w #CONSEQ_2,&ADC10CTL1 ; Repeat single channel
|
|
mov.w #REFOUT+REFON+MSC+ADC10ON,&ADC10CTL0; ADC10 and VRef
|
|
mov.w #30,&TACCR0 ; Delay to allow Ref to settle
|
|
bis.w #CCIE,&TACCTL0 ; Compare-mode interrupt.
|
|
mov.w #TACLR+MC_1+TASSEL_2,&TACTL; up mode, SMCLK
|
|
bis.w #LPM0+GIE,SR ; Enter LPM0, enable interrupts
|
|
bic.w #CCIE,&TACCTL0 ; Disable timer interrupt
|
|
dint ; Disable Interrupts
|
|
bis.b #010h,&ADC10AE0 ; P1.4 = ADC10 option select
|
|
bis.b #008h,&P1DIR ; P1.3 = output directon
|
|
bis.b #008h,&P1SEL ; P1.3 = ADC10OSC option select
|
|
;
|
|
Mainloop bic.w #ENC,&ADC10CTL0 ; ADC10 disable
|
|
xor.w #REF2_5V,&ADC10CTL0 ; Toggle Vref 1.5/2.5V
|
|
bis.w #ENC+ADC10SC,&ADC10CTL0 ; ADC10 enable, start conversion
|
|
Delay mov.w #00Fh,R15 ; Long Delay
|
|
mov.w #0,R14 ;
|
|
Delay_1 dec.w R14 ;
|
|
sbc.w R15 ;
|
|
jnz Delay_1 ;
|
|
jmp Mainloop ;
|
|
;
|
|
;-------------------------------------------------------------------------------
|
|
TA0_ISR; ISR for TACCR0
|
|
;-------------------------------------------------------------------------------
|
|
clr.w &TACTL ; Clear Timer_A control registers
|
|
bic.w #LPM0,0(SP) ; Exit LPM0 on reti
|
|
reti ;
|
|
;------------------------------------------------------------------------------
|
|
; Interrupt Vectors
|
|
;------------------------------------------------------------------------------
|
|
.sect ".reset" ; MSP430 RESET Vector
|
|
.short RESET ;
|
|
.sect ".int09" ; Timer_A0 Vector
|
|
.short TA0_ISR ;
|
|
.end
|
|
|