Commit Graph

Select branches

Hide Pull Requests

master

Mono Color

• 271f19f13f add save file(unfinished) need to rewrite FSM to Pipeline master Imants Pulkstenis 2019-07-31 01:09:40 +03:00
• 58b42e4bad Update README.md Imants PulkstenisandGitHub 2019-07-23 16:37:21 +03:00
• 343026c418 Add Verilog floating point multiplication Imants Pulkstenis 2019-07-23 16:28:59 +03:00
• 033bb04bf6 Add Matlab files Imants Pulkstenis 2019-07-22 22:06:56 +03:00
• f5014dd232 Writing test pattern for VGA to multiple BRAM Imants Pulkstenis 2019-07-18 23:32:23 +03:00
• 4a0ccbb372 new MUX file, VGA memory splited in 15 seperate parts Imants Pulkstenis 2019-07-12 16:02:57 +03:00
• 37f46b5044 Initial file upload Imants Pulkstenis 2019-07-12 12:19:06 +03:00
• 9fa4b5ea1a Update README.md Imants PulkstenisandGitHub 2019-07-12 11:30:12 +03:00
• 512ce7d747 Initial commit Imants PulkstenisandGitHub 2019-07-12 11:25:27 +03:00