59 lines
1001 B
Verilog
59 lines
1001 B
Verilog
/////////////////////////////
|
|
// Author - Imants Pulkstenis
|
|
// Date - 24.03.2020
|
|
// Project name - Lab work No2 - Counter
|
|
// Module name - Testbench for clock divider module
|
|
//
|
|
// Detailed module description:
|
|
//
|
|
// This module just provide clock signal
|
|
// to unit under test
|
|
//
|
|
//
|
|
// Revision:
|
|
// A - initial design
|
|
// B -
|
|
//
|
|
//
|
|
/////////////////////////////
|
|
|
|
// `timescale [time unit] / [time precision]
|
|
`timescale 10 ps / 1 ps
|
|
|
|
`include "clock_divider.v"
|
|
|
|
module clock_divider_tb ();
|
|
|
|
reg clk = 1'b0;
|
|
wire enable;
|
|
|
|
always #1 clk <= ~clk;
|
|
|
|
initial
|
|
begin
|
|
#100;
|
|
$finish();
|
|
end
|
|
|
|
initial
|
|
begin
|
|
$display(" ");
|
|
$display("----------------------------------------------");
|
|
$display(" Starting Testbench...");
|
|
$dumpfile("wave.vcd");
|
|
$dumpvars(0);
|
|
$display("----------------------------------------------");
|
|
$display(" ");
|
|
end
|
|
|
|
clock_divider #(
|
|
.DIVIDER(2),
|
|
.WIDTH(2)
|
|
) test_unit1 (
|
|
.clk(clk),
|
|
.enable(enable)
|
|
);
|
|
|
|
|
|
|
|
endmodule |