m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/19.1
Edds_vhdl
Z0 w1591633316
Z1 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z4 dC:/Users/Imants/Desktop/ModelSim
Z5 8C:/Users/Imants/Desktop/dds_vhdl/dds_vhdl.vhd
Z6 FC:/Users/Imants/Desktop/dds_vhdl/dds_vhdl.vhd
l0
L22
V_oC8NfzQljc?30mGkANQB0
!s100 nE]68T^3^o_nm[^ebYIY31
Z7 OV;C;10.5b;63
32
Z8 !s110 1591635732
!i10b 1
Z9 !s108 1591635732.000000
Z10 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Imants/Desktop/dds_vhdl/dds_vhdl.vhd|
Z11 !s107 C:/Users/Imants/Desktop/dds_vhdl/dds_vhdl.vhd|
!i113 1
Z12 o-work work -2002 -explicit
Z13 tExplicit 1 CvgOpt 0
Abehavioral
R1
R2
R3
DEx4 work 8 dds_vhdl 0 22 _oC8NfzQljc?30mGkANQB0
l566
L39
V9F1]B:IV]071eaT[8o`9h0
!s100 b7`4ghJFOK`o:U5R?Xznc2
R7
32
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Edds_vhdl_tb
Z14 w1591637491
R1
R2
R3
R4
Z15 8C:\Users\Imants\Desktop\dds_vhdl\dds_vhdl_tb.vhd
Z16 FC:\Users\Imants\Desktop\dds_vhdl\dds_vhdl_tb.vhd
l0
L27
Va;dW1I81@iU1KIKJ1W5Pf0
!s100 k8SIDmN=jQiDanGbeng0T0
R7
32
Z17 !s110 1591637498
!i10b 1
Z18 !s108 1591637498.000000
Z19 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:\Users\Imants\Desktop\dds_vhdl\dds_vhdl_tb.vhd|
Z20 !s107 C:\Users\Imants\Desktop\dds_vhdl\dds_vhdl_tb.vhd|
!i113 1
R12
R13
Abehavioral
R1
R2
R3
Z21 DEx4 work 11 dds_vhdl_tb 0 22 a;dW1I81@iU1KIKJ1W5Pf0
l67
L36
VfPb^OiBCe5Pi5TWKF6`Td3
!s100 FS^3>iQONW8`UMn:59aY92
R7
32
R17
!i10b 1
R18
R19
R20
!i113 1
R12
R13