add decription
This commit is contained in:
@@ -14,6 +14,7 @@
|
|||||||
// Revision:
|
// Revision:
|
||||||
// A - initial design
|
// A - initial design
|
||||||
// B - VHDL code are replaced with Verilog
|
// B - VHDL code are replaced with Verilog
|
||||||
|
// C - ALU logic defined in module
|
||||||
//
|
//
|
||||||
/////////////////////////////
|
/////////////////////////////
|
||||||
|
|
||||||
|
|||||||
Reference in New Issue
Block a user