minor changes
This commit is contained in:
Imants Pulkstenis
@@ -0,0 +1,10 @@
|
||||
C:/Users/Imants/Desktop/dds_vhdl/dds_vhdl.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/Imants/Desktop/dds_vhdl/dds_vhdl.vhd
|
||||
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct 5 2016
|
||||
-- Loading package STANDARD
|
||||
-- Loading package TEXTIO
|
||||
-- Loading package std_logic_1164
|
||||
-- Loading package NUMERIC_STD
|
||||
-- Compiling entity dds_vhdl
|
||||
-- Compiling architecture behavioral of dds_vhdl
|
||||
|
||||
} {} {}}
|
||||
@@ -0,0 +1,466 @@
|
||||
; Copyright 1991-2009 Mentor Graphics Corporation
|
||||
;
|
||||
; All Rights Reserved.
|
||||
;
|
||||
; THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION WHICH IS THE PROPERTY OF
|
||||
; MENTOR GRAPHICS CORPORATION OR ITS LICENSORS AND IS SUBJECT TO LICENSE TERMS.
|
||||
;
|
||||
|
||||
[Library]
|
||||
std = $MODEL_TECH/../std
|
||||
ieee = $MODEL_TECH/../ieee
|
||||
verilog = $MODEL_TECH/../verilog
|
||||
vital2000 = $MODEL_TECH/../vital2000
|
||||
std_developerskit = $MODEL_TECH/../std_developerskit
|
||||
synopsys = $MODEL_TECH/../synopsys
|
||||
modelsim_lib = $MODEL_TECH/../modelsim_lib
|
||||
sv_std = $MODEL_TECH/../sv_std
|
||||
|
||||
; Altera Primitive libraries
|
||||
;
|
||||
; VHDL Section
|
||||
;
|
||||
altera_mf = $MODEL_TECH/../altera/vhdl/altera_mf
|
||||
altera = $MODEL_TECH/../altera/vhdl/altera
|
||||
altera_lnsim = $MODEL_TECH/../altera/vhdl/altera_lnsim
|
||||
lpm = $MODEL_TECH/../altera/vhdl/220model
|
||||
220model = $MODEL_TECH/../altera/vhdl/220model
|
||||
maxii = $MODEL_TECH/../altera/vhdl/maxii
|
||||
maxv = $MODEL_TECH/../altera/vhdl/maxv
|
||||
fiftyfivenm = $MODEL_TECH/../altera/vhdl/fiftyfivenm
|
||||
sgate = $MODEL_TECH/../altera/vhdl/sgate
|
||||
arriaii = $MODEL_TECH/../altera/vhdl/arriaii
|
||||
arriaii_hssi = $MODEL_TECH/../altera/vhdl/arriaii_hssi
|
||||
arriaii_pcie_hip = $MODEL_TECH/../altera/vhdl/arriaii_pcie_hip
|
||||
arriaiigz = $MODEL_TECH/../altera/vhdl/arriaiigz
|
||||
arriaiigz_hssi = $MODEL_TECH/../altera/vhdl/arriaiigz_hssi
|
||||
arriaiigz_pcie_hip = $MODEL_TECH/../altera/vhdl/arriaiigz_pcie_hip
|
||||
stratixiv = $MODEL_TECH/../altera/vhdl/stratixiv
|
||||
stratixiv_hssi = $MODEL_TECH/../altera/vhdl/stratixiv_hssi
|
||||
stratixiv_pcie_hip = $MODEL_TECH/../altera/vhdl/stratixiv_pcie_hip
|
||||
cycloneiv = $MODEL_TECH/../altera/vhdl/cycloneiv
|
||||
cycloneiv_hssi = $MODEL_TECH/../altera/vhdl/cycloneiv_hssi
|
||||
cycloneiv_pcie_hip = $MODEL_TECH/../altera/vhdl/cycloneiv_pcie_hip
|
||||
cycloneive = $MODEL_TECH/../altera/vhdl/cycloneive
|
||||
stratixv = $MODEL_TECH/../altera/vhdl/stratixv
|
||||
stratixv_hssi = $MODEL_TECH/../altera/vhdl/stratixv_hssi
|
||||
stratixv_pcie_hip = $MODEL_TECH/../altera/vhdl/stratixv_pcie_hip
|
||||
arriavgz = $MODEL_TECH/../altera/vhdl/arriavgz
|
||||
arriavgz_hssi = $MODEL_TECH/../altera/vhdl/arriavgz_hssi
|
||||
arriavgz_pcie_hip = $MODEL_TECH/../altera/vhdl/arriavgz_pcie_hip
|
||||
arriav = $MODEL_TECH/../altera/vhdl/arriav
|
||||
cyclonev = $MODEL_TECH/../altera/vhdl/cyclonev
|
||||
twentynm = $MODEL_TECH/../altera/vhdl/twentynm
|
||||
twentynm_hssi = $MODEL_TECH/../altera/vhdl/twentynm_hssi
|
||||
twentynm_hip = $MODEL_TECH/../altera/vhdl/twentynm_hip
|
||||
cyclone10lp = $MODEL_TECH/../altera/vhdl/cyclone10lp
|
||||
;
|
||||
; Verilog Section
|
||||
;
|
||||
altera_mf_ver = $MODEL_TECH/../altera/verilog/altera_mf
|
||||
altera_ver = $MODEL_TECH/../altera/verilog/altera
|
||||
altera_lnsim_ver = $MODEL_TECH/../altera/verilog/altera_lnsim
|
||||
lpm_ver = $MODEL_TECH/../altera/verilog/220model
|
||||
220model_ver = $MODEL_TECH/../altera/verilog/220model
|
||||
maxii_ver = $MODEL_TECH/../altera/verilog/maxii
|
||||
maxv_ver = $MODEL_TECH/../altera/verilog/maxv
|
||||
fiftyfivenm_ver = $MODEL_TECH/../altera/verilog/fiftyfivenm
|
||||
sgate_ver = $MODEL_TECH/../altera/verilog/sgate
|
||||
arriaii_ver = $MODEL_TECH/../altera/verilog/arriaii
|
||||
arriaii_hssi_ver = $MODEL_TECH/../altera/verilog/arriaii_hssi
|
||||
arriaii_pcie_hip_ver = $MODEL_TECH/../altera/verilog/arriaii_pcie_hip
|
||||
arriaiigz_ver = $MODEL_TECH/../altera/verilog/arriaiigz
|
||||
arriaiigz_hssi_ver = $MODEL_TECH/../altera/verilog/arriaiigz_hssi
|
||||
arriaiigz_pcie_hip_ver = $MODEL_TECH/../altera/verilog/arriaiigz_pcie_hip
|
||||
stratixiv_ver = $MODEL_TECH/../altera/verilog/stratixiv
|
||||
stratixiv_hssi_ver = $MODEL_TECH/../altera/verilog/stratixiv_hssi
|
||||
stratixiv_pcie_hip_ver = $MODEL_TECH/../altera/verilog/stratixiv_pcie_hip
|
||||
stratixv_ver = $MODEL_TECH/../altera/verilog/stratixv
|
||||
stratixv_hssi_ver = $MODEL_TECH/../altera/verilog/stratixv_hssi
|
||||
stratixv_pcie_hip_ver = $MODEL_TECH/../altera/verilog/stratixv_pcie_hip
|
||||
arriavgz_ver = $MODEL_TECH/../altera/verilog/arriavgz
|
||||
arriavgz_hssi_ver = $MODEL_TECH/../altera/verilog/arriavgz_hssi
|
||||
arriavgz_pcie_hip_ver = $MODEL_TECH/../altera/verilog/arriavgz_pcie_hip
|
||||
arriav_ver = $MODEL_TECH/../altera/verilog/arriav
|
||||
arriav_hssi_ver = $MODEL_TECH/../altera/verilog/arriav_hssi
|
||||
arriav_pcie_hip_ver = $MODEL_TECH/../altera/verilog/arriav_pcie_hip
|
||||
cyclonev_ver = $MODEL_TECH/../altera/verilog/cyclonev
|
||||
cyclonev_hssi_ver = $MODEL_TECH/../altera/verilog/cyclonev_hssi
|
||||
cyclonev_pcie_hip_ver = $MODEL_TECH/../altera/verilog/cyclonev_pcie_hip
|
||||
cycloneiv_ver = $MODEL_TECH/../altera/verilog/cycloneiv
|
||||
cycloneiv_hssi_ver = $MODEL_TECH/../altera/verilog/cycloneiv_hssi
|
||||
cycloneiv_pcie_hip_ver = $MODEL_TECH/../altera/verilog/cycloneiv_pcie_hip
|
||||
cycloneive_ver = $MODEL_TECH/../altera/verilog/cycloneive
|
||||
twentynm_ver = $MODEL_TECH/../altera/verilog/twentynm
|
||||
twentynm_hssi_ver = $MODEL_TECH/../altera/verilog/twentynm_hssi
|
||||
twentynm_hip_ver = $MODEL_TECH/../altera/verilog/twentynm_hip
|
||||
cyclone10lp_ver = $MODEL_TECH/../altera/verilog/cyclone10lp
|
||||
|
||||
work = work
|
||||
[vcom]
|
||||
; VHDL93 variable selects language version as the default.
|
||||
; Default is VHDL-2002.
|
||||
; Value of 0 or 1987 for VHDL-1987.
|
||||
; Value of 1 or 1993 for VHDL-1993.
|
||||
; Default or value of 2 or 2002 for VHDL-2002.
|
||||
; Default or value of 3 or 2008 for VHDL-2008.
|
||||
VHDL93 = 2002
|
||||
|
||||
; Show source line containing error. Default is off.
|
||||
; Show_source = 1
|
||||
|
||||
; Turn off unbound-component warnings. Default is on.
|
||||
; Show_Warning1 = 0
|
||||
|
||||
; Turn off process-without-a-wait-statement warnings. Default is on.
|
||||
; Show_Warning2 = 0
|
||||
|
||||
; Turn off null-range warnings. Default is on.
|
||||
; Show_Warning3 = 0
|
||||
|
||||
; Turn off no-space-in-time-literal warnings. Default is on.
|
||||
; Show_Warning4 = 0
|
||||
|
||||
; Turn off multiple-drivers-on-unresolved-signal warnings. Default is on.
|
||||
; Show_Warning5 = 0
|
||||
|
||||
; Turn off optimization for IEEE std_logic_1164 package. Default is on.
|
||||
; Optimize_1164 = 0
|
||||
|
||||
; Turn on resolving of ambiguous function overloading in favor of the
|
||||
; "explicit" function declaration (not the one automatically created by
|
||||
; the compiler for each type declaration). Default is off.
|
||||
; The .ini file has Explicit enabled so that std_logic_signed/unsigned
|
||||
; will match the behavior of synthesis tools.
|
||||
Explicit = 1
|
||||
|
||||
; Turn off acceleration of the VITAL packages. Default is to accelerate.
|
||||
; NoVital = 1
|
||||
|
||||
; Turn off VITAL compliance checking. Default is checking on.
|
||||
; NoVitalCheck = 1
|
||||
|
||||
; Ignore VITAL compliance checking errors. Default is to not ignore.
|
||||
; IgnoreVitalErrors = 1
|
||||
|
||||
; Turn off VITAL compliance checking warnings. Default is to show warnings.
|
||||
; Show_VitalChecksWarnings = 0
|
||||
|
||||
; Keep silent about case statement static warnings.
|
||||
; Default is to give a warning.
|
||||
; NoCaseStaticError = 1
|
||||
|
||||
; Keep silent about warnings caused by aggregates that are not locally static.
|
||||
; Default is to give a warning.
|
||||
; NoOthersStaticError = 1
|
||||
|
||||
; Turn off inclusion of debugging info within design units.
|
||||
; Default is to include debugging info.
|
||||
; NoDebug = 1
|
||||
|
||||
; Turn off "Loading..." messages. Default is messages on.
|
||||
; Quiet = 1
|
||||
|
||||
; Turn on some limited synthesis rule compliance checking. Checks only:
|
||||
; -- signals used (read) by a process must be in the sensitivity list
|
||||
; CheckSynthesis = 1
|
||||
|
||||
; Activate optimizations on expressions that do not involve signals,
|
||||
; waits, or function/procedure/task invocations. Default is off.
|
||||
; ScalarOpts = 1
|
||||
|
||||
; Require the user to specify a configuration for all bindings,
|
||||
; and do not generate a compile time default binding for the
|
||||
; component. This will result in an elaboration error of
|
||||
; 'component not bound' if the user fails to do so. Avoids the rare
|
||||
; issue of a false dependency upon the unused default binding.
|
||||
; RequireConfigForAllDefaultBinding = 1
|
||||
|
||||
; Inhibit range checking on subscripts of arrays. Range checking on
|
||||
; scalars defined with subtypes is inhibited by default.
|
||||
; NoIndexCheck = 1
|
||||
|
||||
; Inhibit range checks on all (implicit and explicit) assignments to
|
||||
; scalar objects defined with subtypes.
|
||||
; NoRangeCheck = 1
|
||||
|
||||
[vlog]
|
||||
|
||||
; Turn off inclusion of debugging info within design units.
|
||||
; Default is to include debugging info.
|
||||
; NoDebug = 1
|
||||
|
||||
; Turn off "loading..." messages. Default is messages on.
|
||||
; Quiet = 1
|
||||
|
||||
; Turn on Verilog hazard checking (order-dependent accessing of global vars).
|
||||
; Default is off.
|
||||
; Hazard = 1
|
||||
|
||||
; Turn on converting regular Verilog identifiers to uppercase. Allows case
|
||||
; insensitivity for module names. Default is no conversion.
|
||||
; UpCase = 1
|
||||
|
||||
; Turn on incremental compilation of modules. Default is off.
|
||||
; Incremental = 1
|
||||
|
||||
; Turns on lint-style checking.
|
||||
; Show_Lint = 1
|
||||
|
||||
[vsim]
|
||||
; Simulator resolution
|
||||
; Set to fs, ps, ns, us, ms, or sec with optional prefix of 1, 10, or 100.
|
||||
Resolution = ps
|
||||
|
||||
; User time unit for run commands
|
||||
; Set to default, fs, ps, ns, us, ms, or sec. The default is to use the
|
||||
; unit specified for Resolution. For example, if Resolution is 100ps,
|
||||
; then UserTimeUnit defaults to ps.
|
||||
; Should generally be set to default.
|
||||
UserTimeUnit = default
|
||||
|
||||
; Default run length
|
||||
RunLength = 1 us
|
||||
|
||||
; Maximum iterations that can be run without advancing simulation time
|
||||
IterationLimit = 5000
|
||||
|
||||
; Directive to license manager:
|
||||
; vhdl Immediately reserve a VHDL license
|
||||
; vlog Immediately reserve a Verilog license
|
||||
; plus Immediately reserve a VHDL and Verilog license
|
||||
; nomgc Do not look for Mentor Graphics Licenses
|
||||
; nomti Do not look for Model Technology Licenses
|
||||
; noqueue Do not wait in the license queue when a license isn't available
|
||||
; viewsim Try for viewer license but accept simulator license(s) instead
|
||||
; of queuing for viewer license
|
||||
; License = plus
|
||||
|
||||
; Stop the simulator after a VHDL/Verilog assertion message
|
||||
; 0 = Note 1 = Warning 2 = Error 3 = Failure 4 = Fatal
|
||||
BreakOnAssertion = 3
|
||||
|
||||
; Assertion Message Format
|
||||
; %S - Severity Level
|
||||
; %R - Report Message
|
||||
; %T - Time of assertion
|
||||
; %D - Delta
|
||||
; %I - Instance or Region pathname (if available)
|
||||
; %% - print '%' character
|
||||
; AssertionFormat = "** %S: %R\n Time: %T Iteration: %D%I\n"
|
||||
|
||||
; Assertion File - alternate file for storing VHDL/Verilog assertion messages
|
||||
; AssertFile = assert.log
|
||||
|
||||
; Default radix for all windows and commands...
|
||||
; Set to symbolic, ascii, binary, octal, decimal, hex, unsigned
|
||||
DefaultRadix = symbolic
|
||||
|
||||
; VSIM Startup command
|
||||
; Startup = do startup.do
|
||||
|
||||
; File for saving command transcript
|
||||
TranscriptFile = transcript
|
||||
|
||||
; File for saving command history
|
||||
; CommandHistory = cmdhist.log
|
||||
|
||||
; Specify whether paths in simulator commands should be described
|
||||
; in VHDL or Verilog format.
|
||||
; For VHDL, PathSeparator = /
|
||||
; For Verilog, PathSeparator = .
|
||||
; Must not be the same character as DatasetSeparator.
|
||||
PathSeparator = /
|
||||
|
||||
; Specify the dataset separator for fully rooted contexts.
|
||||
; The default is ':'. For example, sim:/top
|
||||
; Must not be the same character as PathSeparator.
|
||||
DatasetSeparator = :
|
||||
|
||||
; Disable VHDL assertion messages
|
||||
; IgnoreNote = 1
|
||||
; IgnoreWarning = 1
|
||||
; IgnoreError = 1
|
||||
; IgnoreFailure = 1
|
||||
|
||||
; Default force kind. May be freeze, drive, deposit, or default
|
||||
; or in other terms, fixed, wired, or charged.
|
||||
; A value of "default" will use the signal kind to determine the
|
||||
; force kind, drive for resolved signals, freeze for unresolved signals
|
||||
; DefaultForceKind = freeze
|
||||
|
||||
; If zero, open files when elaborated; otherwise, open files on
|
||||
; first read or write. Default is 0.
|
||||
; DelayFileOpen = 1
|
||||
|
||||
; Control VHDL files opened for write.
|
||||
; 0 = Buffered, 1 = Unbuffered
|
||||
UnbufferedOutput = 0
|
||||
|
||||
; Control the number of VHDL files open concurrently.
|
||||
; This number should always be less than the current ulimit
|
||||
; setting for max file descriptors.
|
||||
; 0 = unlimited
|
||||
ConcurrentFileLimit = 40
|
||||
|
||||
; Control the number of hierarchical regions displayed as
|
||||
; part of a signal name shown in the Wave window.
|
||||
; A value of zero tells VSIM to display the full name.
|
||||
; The default is 0.
|
||||
; WaveSignalNameWidth = 0
|
||||
|
||||
; Turn off warnings from the std_logic_arith, std_logic_unsigned
|
||||
; and std_logic_signed packages.
|
||||
; StdArithNoWarnings = 1
|
||||
|
||||
; Turn off warnings from the IEEE numeric_std and numeric_bit packages.
|
||||
; NumericStdNoWarnings = 1
|
||||
|
||||
; Control the format of the (VHDL) FOR generate statement label
|
||||
; for each iteration. Do not quote it.
|
||||
; The format string here must contain the conversion codes %s and %d,
|
||||
; in that order, and no other conversion codes. The %s represents
|
||||
; the generate_label; the %d represents the generate parameter value
|
||||
; at a particular generate iteration (this is the position number if
|
||||
; the generate parameter is of an enumeration type). Embedded whitespace
|
||||
; is allowed (but discouraged); leading and trailing whitespace is ignored.
|
||||
; Application of the format must result in a unique scope name over all
|
||||
; such names in the design so that name lookup can function properly.
|
||||
; GenerateFormat = %s__%d
|
||||
|
||||
; Specify whether checkpoint files should be compressed.
|
||||
; The default is 1 (compressed).
|
||||
; CheckpointCompressMode = 0
|
||||
|
||||
; List of dynamically loaded objects for Verilog PLI applications
|
||||
; Veriuser = veriuser.sl
|
||||
|
||||
; Specify default options for the restart command. Options can be one
|
||||
; or more of: -force -nobreakpoint -nolist -nolog -nowave
|
||||
; DefaultRestartOptions = -force
|
||||
|
||||
; HP-UX 10.20 ONLY - Enable memory locking to speed up large designs
|
||||
; (> 500 megabyte memory footprint). Default is disabled.
|
||||
; Specify number of megabytes to lock.
|
||||
; LockedMemory = 1000
|
||||
|
||||
; Turn on (1) or off (0) WLF file compression.
|
||||
; The default is 1 (compress WLF file).
|
||||
; WLFCompress = 0
|
||||
|
||||
; Specify whether to save all design hierarchy (1) in the WLF file
|
||||
; or only regions containing logged signals (0).
|
||||
; The default is 0 (save only regions with logged signals).
|
||||
; WLFSaveAllRegions = 1
|
||||
|
||||
; WLF file time limit. Limit WLF file by time, as closely as possible,
|
||||
; to the specified amount of simulation time. When the limit is exceeded
|
||||
; the earliest times get truncated from the file.
|
||||
; If both time and size limits are specified the most restrictive is used.
|
||||
; UserTimeUnits are used if time units are not specified.
|
||||
; The default is 0 (no limit). Example: WLFTimeLimit = {100 ms}
|
||||
; WLFTimeLimit = 0
|
||||
|
||||
; WLF file size limit. Limit WLF file size, as closely as possible,
|
||||
; to the specified number of megabytes. If both time and size limits
|
||||
; are specified then the most restrictive is used.
|
||||
; The default is 0 (no limit).
|
||||
; WLFSizeLimit = 1000
|
||||
|
||||
; Specify whether or not a WLF file should be deleted when the
|
||||
; simulation ends. A value of 1 will cause the WLF file to be deleted.
|
||||
; The default is 0 (do not delete WLF file when simulation ends).
|
||||
; WLFDeleteOnQuit = 1
|
||||
|
||||
; Automatic SDF compilation
|
||||
; Disables automatic compilation of SDF files in flows that support it.
|
||||
; Default is on, uncomment to turn off.
|
||||
; NoAutoSDFCompile = 1
|
||||
|
||||
[lmc]
|
||||
|
||||
[msg_system]
|
||||
; Change a message severity or suppress a message.
|
||||
; The format is: <msg directive> = <msg number>[,<msg number>...]
|
||||
; Examples:
|
||||
; note = 3009
|
||||
; warning = 3033
|
||||
; error = 3010,3016
|
||||
; fatal = 3016,3033
|
||||
; suppress = 3009,3016,3043
|
||||
; The command verror <msg number> can be used to get the complete
|
||||
; description of a message.
|
||||
|
||||
; Control transcripting of elaboration/runtime messages.
|
||||
; The default is to have messages appear in the transcript and
|
||||
; recorded in the wlf file (messages that are recorded in the
|
||||
; wlf file can be viewed in the MsgViewer). The other settings
|
||||
; are to send messages only to the transcript or only to the
|
||||
; wlf file. The valid values are
|
||||
; both {default}
|
||||
; tran {transcript only}
|
||||
; wlf {wlf file only}
|
||||
; msgmode = both
|
||||
[Project]
|
||||
; Warning -- Do not edit the project properties directly.
|
||||
; Property names are dynamic in nature and property
|
||||
; values have special syntax. Changing property data directly
|
||||
; can result in a corrupt MPF file. All project properties
|
||||
; can be modified through project window dialogs.
|
||||
Project_Version = 6
|
||||
Project_DefaultLib = work
|
||||
Project_SortMethod = unused
|
||||
Project_Files_Count = 2
|
||||
Project_File_0 = C:/Users/Imants/Desktop/dds_vhdl/dds_vhdl.vhd
|
||||
Project_File_P_0 = vhdl_novitalcheck 0 file_type vhdl group_id 0 cover_nofec 0 vhdl_nodebug 0 vhdl_1164 1 vhdl_noload 0 vhdl_synth 0 vhdl_enable0In 0 folder {Top Level} last_compile 1591633316 vhdl_disableopt 0 vhdl_vital 0 cover_excludedefault 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_explicit 1 vhdl_showsource 0 vhdl_warn3 1 cover_covercells 0 vhdl_0InOptions {} vhdl_warn4 1 voptflow 1 cover_optlevel 3 vhdl_options {} vhdl_warn5 1 toggle - ood 0 cover_noshort 0 compile_to work compile_order 0 cover_nosub 0 dont_compile 0 vhdl_use93 2002
|
||||
Project_File_1 = C:/Users/Imants/Desktop/dds_vhdl/dds_vhdl_tb.vhd
|
||||
Project_File_P_1 = vhdl_novitalcheck 0 file_type vhdl group_id 0 cover_nofec 0 vhdl_nodebug 0 vhdl_1164 1 vhdl_noload 0 vhdl_synth 0 vhdl_enable0In 0 folder {Top Level} last_compile 1591637491 vhdl_disableopt 0 cover_excludedefault 0 vhdl_vital 0 vhdl_warn1 1 vhdl_showsource 0 vhdl_explicit 1 vhdl_warn2 1 vhdl_0InOptions {} cover_covercells 0 vhdl_warn3 1 vhdl_options {} cover_optlevel 3 voptflow 1 vhdl_warn4 1 ood 0 toggle - vhdl_warn5 1 compile_to work cover_noshort 0 compile_order 1 dont_compile 0 cover_nosub 0 vhdl_use93 2002
|
||||
Project_Sim_Count = 0
|
||||
Project_Folder_Count = 0
|
||||
Echo_Compile_Output = 0
|
||||
Save_Compile_Report = 1
|
||||
Project_Opt_Count = 0
|
||||
ForceSoftPaths = 0
|
||||
ProjectStatusDelay = 5000
|
||||
VERILOG_DoubleClick = Edit
|
||||
VERILOG_CustomDoubleClick =
|
||||
SYSTEMVERILOG_DoubleClick = Edit
|
||||
SYSTEMVERILOG_CustomDoubleClick =
|
||||
VHDL_DoubleClick = Edit
|
||||
VHDL_CustomDoubleClick =
|
||||
PSL_DoubleClick = Edit
|
||||
PSL_CustomDoubleClick =
|
||||
TEXT_DoubleClick = Edit
|
||||
TEXT_CustomDoubleClick =
|
||||
SYSTEMC_DoubleClick = Edit
|
||||
SYSTEMC_CustomDoubleClick =
|
||||
TCL_DoubleClick = Edit
|
||||
TCL_CustomDoubleClick =
|
||||
MACRO_DoubleClick = Edit
|
||||
MACRO_CustomDoubleClick =
|
||||
VCD_DoubleClick = Edit
|
||||
VCD_CustomDoubleClick =
|
||||
SDF_DoubleClick = Edit
|
||||
SDF_CustomDoubleClick =
|
||||
XML_DoubleClick = Edit
|
||||
XML_CustomDoubleClick =
|
||||
LOGFILE_DoubleClick = Edit
|
||||
LOGFILE_CustomDoubleClick =
|
||||
UCDB_DoubleClick = Edit
|
||||
UCDB_CustomDoubleClick =
|
||||
TDB_DoubleClick = Edit
|
||||
TDB_CustomDoubleClick =
|
||||
UPF_DoubleClick = Edit
|
||||
UPF_CustomDoubleClick =
|
||||
PCF_DoubleClick = Edit
|
||||
PCF_CustomDoubleClick =
|
||||
PROJECT_DoubleClick = Edit
|
||||
PROJECT_CustomDoubleClick =
|
||||
VRM_DoubleClick = Edit
|
||||
VRM_CustomDoubleClick =
|
||||
DEBUGDATABASE_DoubleClick = Edit
|
||||
DEBUGDATABASE_CustomDoubleClick =
|
||||
DEBUGARCHIVE_DoubleClick = Edit
|
||||
DEBUGARCHIVE_CustomDoubleClick =
|
||||
Project_Major_Version = 10
|
||||
Project_Minor_Version = 5
|
||||
@@ -0,0 +1,132 @@
|
||||
# Compile of dds_vhdl.vhd was successful.
|
||||
# Compile of dds_vhdl_tb.vhd was successful with warnings.
|
||||
# 2 compiles, 0 failed with no errors.
|
||||
vsim -gui work.dds_vhdl_tb
|
||||
# vsim -gui work.dds_vhdl_tb
|
||||
# Start time: 20:04:05 on Jun 08,2020
|
||||
# Loading std.standard
|
||||
# Loading std.textio(body)
|
||||
# Loading ieee.std_logic_1164(body)
|
||||
# Loading ieee.numeric_std(body)
|
||||
# Loading work.dds_vhdl_tb(behavioral)
|
||||
# Loading work.dds_vhdl(behavioral)
|
||||
run
|
||||
restart
|
||||
add wave -position insertpoint \
|
||||
sim:/dds_vhdl_tb/clk
|
||||
add wave -position insertpoint \
|
||||
sim:/dds_vhdl_tb/rst
|
||||
add wave -position insertpoint \
|
||||
sim:/dds_vhdl_tb/phase_incr
|
||||
add wave -position insertpoint \
|
||||
sim:/dds_vhdl_tb/phase_out
|
||||
add wave -position insertpoint \
|
||||
sim:/dds_vhdl_tb/signal_out
|
||||
run
|
||||
run
|
||||
run
|
||||
run
|
||||
run
|
||||
run
|
||||
run
|
||||
run
|
||||
run
|
||||
run
|
||||
run
|
||||
run
|
||||
run
|
||||
run
|
||||
run
|
||||
run
|
||||
run
|
||||
run
|
||||
run
|
||||
run
|
||||
run
|
||||
run
|
||||
run
|
||||
run
|
||||
run
|
||||
run
|
||||
run
|
||||
run
|
||||
run
|
||||
run
|
||||
run
|
||||
run
|
||||
run
|
||||
run
|
||||
run
|
||||
run
|
||||
run
|
||||
run
|
||||
run
|
||||
run
|
||||
run
|
||||
run
|
||||
run
|
||||
run
|
||||
run
|
||||
run
|
||||
run
|
||||
run
|
||||
run
|
||||
run
|
||||
run
|
||||
run
|
||||
run
|
||||
run
|
||||
run
|
||||
run
|
||||
run
|
||||
run
|
||||
run
|
||||
run
|
||||
run
|
||||
run
|
||||
run
|
||||
run
|
||||
run
|
||||
run
|
||||
run
|
||||
run
|
||||
run
|
||||
run
|
||||
run
|
||||
run
|
||||
run
|
||||
run
|
||||
run
|
||||
run
|
||||
run
|
||||
run
|
||||
run
|
||||
run
|
||||
run
|
||||
run
|
||||
run
|
||||
run
|
||||
run
|
||||
run
|
||||
run
|
||||
run
|
||||
run
|
||||
run
|
||||
run
|
||||
run
|
||||
# Compile of dds_vhdl_tb.vhd was successful with warnings.
|
||||
run
|
||||
run
|
||||
run
|
||||
restart
|
||||
# Loading work.dds_vhdl_tb(behavioral)
|
||||
run
|
||||
# Compile of dds_vhdl_tb.vhd was successful with warnings.
|
||||
restart
|
||||
# Loading work.dds_vhdl_tb(behavioral)
|
||||
run
|
||||
restart
|
||||
run
|
||||
run
|
||||
add wave -position end sim:/dds_vhdl_tb/signal_out
|
||||
run
|
||||
Binary file not shown.
@@ -0,0 +1,92 @@
|
||||
m255
|
||||
K4
|
||||
z2
|
||||
13
|
||||
!s112 1.1
|
||||
!i10d 8192
|
||||
!i10e 25
|
||||
!i10f 100
|
||||
cModel Technology
|
||||
dC:/intelFPGA_lite/19.1
|
||||
Edds_vhdl
|
||||
Z0 w1591633316
|
||||
Z1 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
|
||||
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
|
||||
Z3 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
|
||||
Z4 dC:/Users/Imants/Desktop/ModelSim
|
||||
Z5 8C:/Users/Imants/Desktop/dds_vhdl/dds_vhdl.vhd
|
||||
Z6 FC:/Users/Imants/Desktop/dds_vhdl/dds_vhdl.vhd
|
||||
l0
|
||||
L22
|
||||
V_oC8NfzQljc?30mGkANQB0
|
||||
!s100 nE]68T^3^o_nm[^ebYIY31
|
||||
Z7 OV;C;10.5b;63
|
||||
32
|
||||
Z8 !s110 1591635732
|
||||
!i10b 1
|
||||
Z9 !s108 1591635732.000000
|
||||
Z10 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Imants/Desktop/dds_vhdl/dds_vhdl.vhd|
|
||||
Z11 !s107 C:/Users/Imants/Desktop/dds_vhdl/dds_vhdl.vhd|
|
||||
!i113 1
|
||||
Z12 o-work work -2002 -explicit
|
||||
Z13 tExplicit 1 CvgOpt 0
|
||||
Abehavioral
|
||||
R1
|
||||
R2
|
||||
R3
|
||||
DEx4 work 8 dds_vhdl 0 22 _oC8NfzQljc?30mGkANQB0
|
||||
l566
|
||||
L39
|
||||
V9F1]B:IV]071eaT[8o`9h0
|
||||
!s100 b7`4ghJFOK`o:U5R?Xznc2
|
||||
R7
|
||||
32
|
||||
R8
|
||||
!i10b 1
|
||||
R9
|
||||
R10
|
||||
R11
|
||||
!i113 1
|
||||
R12
|
||||
R13
|
||||
Edds_vhdl_tb
|
||||
Z14 w1591637491
|
||||
R1
|
||||
R2
|
||||
R3
|
||||
R4
|
||||
Z15 8C:\Users\Imants\Desktop\dds_vhdl\dds_vhdl_tb.vhd
|
||||
Z16 FC:\Users\Imants\Desktop\dds_vhdl\dds_vhdl_tb.vhd
|
||||
l0
|
||||
L27
|
||||
Va;dW1I81@iU1KIKJ1W5Pf0
|
||||
!s100 k8SIDmN=jQiDanGbeng0T0
|
||||
R7
|
||||
32
|
||||
Z17 !s110 1591637498
|
||||
!i10b 1
|
||||
Z18 !s108 1591637498.000000
|
||||
Z19 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:\Users\Imants\Desktop\dds_vhdl\dds_vhdl_tb.vhd|
|
||||
Z20 !s107 C:\Users\Imants\Desktop\dds_vhdl\dds_vhdl_tb.vhd|
|
||||
!i113 1
|
||||
R12
|
||||
R13
|
||||
Abehavioral
|
||||
R1
|
||||
R2
|
||||
R3
|
||||
Z21 DEx4 work 11 dds_vhdl_tb 0 22 a;dW1I81@iU1KIKJ1W5Pf0
|
||||
l67
|
||||
L36
|
||||
VfPb^OiBCe5Pi5TWKF6`Td3
|
||||
!s100 FS^3>iQONW8`UMn:59aY92
|
||||
R7
|
||||
32
|
||||
R17
|
||||
!i10b 1
|
||||
R18
|
||||
R19
|
||||
R20
|
||||
!i113 1
|
||||
R12
|
||||
R13
|
||||
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
@@ -0,0 +1,4 @@
|
||||
m255
|
||||
K4
|
||||
z0
|
||||
cModel Technology
|
||||
Binary file not shown.
Binary file not shown.
|
After Width: | Height: | Size: 42 KiB |
Binary file not shown.
|
After Width: | Height: | Size: 67 KiB |
Binary file not shown.
@@ -0,0 +1,24 @@
|
||||
Copyright (c) 2016, mano49j
|
||||
All rights reserved.
|
||||
|
||||
Redistribution and use in source and binary forms, with or without
|
||||
modification, are permitted provided that the following conditions are
|
||||
met:
|
||||
|
||||
* Redistributions of source code must retain the above copyright
|
||||
notice, this list of conditions and the following disclaimer.
|
||||
* Redistributions in binary form must reproduce the above copyright
|
||||
notice, this list of conditions and the following disclaimer in
|
||||
the documentation and/or other materials provided with the distribution
|
||||
|
||||
THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
|
||||
AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
||||
IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
||||
ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
|
||||
LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
|
||||
CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
|
||||
SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
|
||||
INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
|
||||
CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
|
||||
ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
|
||||
POSSIBILITY OF SUCH DAMAGE.
|
||||
@@ -0,0 +1,62 @@
|
||||
clc;clear all;close all;
|
||||
% DDS (Direct digital synthesizer)
|
||||
% https://en.wikipedia.org/wiki/Direct_digital_synthesizer
|
||||
|
||||
% Direct digital synthesizer (DDS) is a type of frequency synthesizer
|
||||
% used for creating arbitrary waveforms from a single,
|
||||
% fixed-frequency reference clock.
|
||||
% Applications of DDS include: signal generation, local oscillators
|
||||
% in communication systems, function generators, mixers, modulators,
|
||||
% sound synthesizers and as part of a digital phase-locked loop
|
||||
|
||||
|
||||
sintablen = 22050;
|
||||
SINTAB = sin(2*pi*(0:sintablen-1)./sintablen);
|
||||
fs = 22050;
|
||||
|
||||
% the sintable consists of one cycle of sine wave with 2048 samples
|
||||
% if you access 2048 samples/sec (fs) from the above sintable,
|
||||
% it will generate one complete cycle of sine wave in one sec.
|
||||
% so, effectively the frequency is 1Hz.
|
||||
% step = 1; Feff(Effective frequency) = fs/sintablen;
|
||||
F_required = 1;
|
||||
index = 1; step = (F_required/fs)*sintablen;
|
||||
for i = 1:2048
|
||||
sin1Hz(i) = SINTAB(round(index));
|
||||
index = index+step;
|
||||
if index>sintablen
|
||||
index = index-sintablen;
|
||||
end
|
||||
end
|
||||
plot(sin1Hz); hold on;
|
||||
|
||||
% suppose we need to generate 2Hz sine wave.
|
||||
% step = 2;
|
||||
F_required = 1664;
|
||||
index = 1; step = (F_required/fs)*sintablen;
|
||||
for i = 1:2048
|
||||
sin2Hz(i) = SINTAB(round(index));
|
||||
index = index+step;
|
||||
if index>sintablen
|
||||
index = index-sintablen;
|
||||
end
|
||||
end
|
||||
plot(sin2Hz,'r'); hold on;
|
||||
|
||||
% suppose we need to generate 0.75Hz sine wave
|
||||
|
||||
index = 1;
|
||||
F_required = 2496;
|
||||
step = (F_required/fs)*sintablen;
|
||||
for i = 1:2048
|
||||
sinp75Hz(i) = SINTAB(round(index));
|
||||
index = index+step;
|
||||
if index>sintablen
|
||||
index = index-sintablen;
|
||||
end
|
||||
end
|
||||
plot(sinp75Hz,'k'); hold on;
|
||||
legend('1Hz','2Hz','0.75Hz')
|
||||
|
||||
% M Manoj Kumar
|
||||
% could be reached at m.mnjkmr@gmail.com
|
||||
@@ -28,8 +28,8 @@ entity lab3 is
|
||||
(
|
||||
phase_width : integer := 9;
|
||||
data_width : integer := 16;
|
||||
phase_incr_one : integer := 37; -- Ph_inc = (f_out * 2^(B_n))/f_clk
|
||||
phase_incr_two : integer := 57; -- 2496 * 2^9 / 22050
|
||||
phase_incr_one : integer := 37; -- 22050/1664
|
||||
phase_incr_two : integer := 57;
|
||||
sampling_f : integer := 4535; -- 100MHz/22050
|
||||
clock_cnt_width : integer := 13
|
||||
);
|
||||
@@ -45,9 +45,9 @@ architecture behavioral of lab3 is
|
||||
--define inside use signals
|
||||
signal signal_f_one : std_Logic_vector(data_width - 1 downto 0) := (others => '0');
|
||||
signal signal_f_two : std_Logic_vector(data_width - 1 downto 0) := (others => '0');
|
||||
signal signal_sum : std_Logic_vector(data_width - 1 downto 0) := (others => '0');
|
||||
signal clk_22050 : std_Logic := '0';
|
||||
signal not_rst : std_Logic := '1';
|
||||
signal signal_sum : std_Logic_vector(data_width - 1 downto 0) := (others => '0');
|
||||
signal clk_22050 : std_Logic := '0';
|
||||
signal not_rst : std_Logic := '1';
|
||||
|
||||
--define components to use
|
||||
component sin_gen is
|
||||
|
||||
@@ -39,7 +39,7 @@
|
||||
|
||||
set_global_assignment -name FAMILY "Cyclone V"
|
||||
set_global_assignment -name DEVICE 5CGXFC7C7F23C8
|
||||
set_global_assignment -name TOP_LEVEL_ENTITY sin_gen_sum
|
||||
set_global_assignment -name TOP_LEVEL_ENTITY lab3
|
||||
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 15.0.0
|
||||
set_global_assignment -name PROJECT_CREATION_TIME_DATE "22:16:23 MARCH 21, 2018"
|
||||
set_global_assignment -name LAST_QUARTUS_VERSION "19.1.0 Lite Edition"
|
||||
@@ -54,10 +54,13 @@ set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
|
||||
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
|
||||
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
|
||||
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
|
||||
set_global_assignment -name VHDL_FILE IIR.vhd
|
||||
set_global_assignment -name VHDL_FILE lab3_tb.vhd
|
||||
set_global_assignment -name VHDL_FILE lab3.vhd
|
||||
set_global_assignment -name VHDL_FILE sin_gen_sum_tb.vhd
|
||||
set_global_assignment -name VHDL_FILE sin_gen_sum.vhd
|
||||
set_global_assignment -name VHDL_FILE sin_gen_tb.vhd
|
||||
set_global_assignment -name VHDL_FILE sin_gen.vhd
|
||||
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
|
||||
set_global_assignment -name QIP_FILE fir.qip
|
||||
set_global_assignment -name SIP_FILE fir.sip
|
||||
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
|
||||
Binary file not shown.
@@ -22,7 +22,7 @@ use ieee.numeric_std.all; --use this library if arithmetic required
|
||||
entity sin_gen is
|
||||
generic
|
||||
(
|
||||
phase_width : integer := 9;
|
||||
phase_width : integer := 9;
|
||||
data_width : integer := 16;
|
||||
sampling_f : integer := 4535; -- 100MHz/22050
|
||||
clock_cnt_width : integer := 13
|
||||
@@ -566,7 +566,7 @@ architecture behavioral of sin_gen is
|
||||
-- clock divider counter - for generating 22050Hz fs clock
|
||||
signal clock_cnt : unsigned(clock_cnt_width - 1 downto 0) := (others => '0');
|
||||
-- clock output
|
||||
signal clock_out : std_logic := '0';
|
||||
signal clock_out : std_logic := '1';
|
||||
|
||||
begin --define the operation of the module!
|
||||
|
||||
@@ -585,9 +585,9 @@ begin --define the operation of the module!
|
||||
else
|
||||
if clock_cnt <= sampling_f then
|
||||
clock_cnt <= unsigned(clock_cnt) + 1;
|
||||
--if clock_cnt = (sampling_f-1)/2 then
|
||||
-- clock_out <= not clock_out;
|
||||
--end if;
|
||||
if clock_cnt = (sampling_f-1)/2 then
|
||||
clock_out <= not clock_out;
|
||||
end if;
|
||||
else
|
||||
phase_cnt <= unsigned(phase_cnt) + unsigned(phase_incr);
|
||||
clock_cnt <= (others => '0');
|
||||
|
||||
@@ -26,7 +26,9 @@ entity sin_gen_sum is
|
||||
generic
|
||||
(
|
||||
phase_width : integer := 9;
|
||||
data_width : integer := 16
|
||||
data_width : integer := 16--;
|
||||
--phase_incr_one : integer := 37;
|
||||
--phase_incr_two : integer := 57
|
||||
);
|
||||
port
|
||||
(
|
||||
@@ -40,15 +42,66 @@ entity sin_gen_sum is
|
||||
|
||||
--define inside of the module
|
||||
architecture behavioral of sin_gen_sum is
|
||||
--define inside use signals
|
||||
--signal signal_out_one : std_Logic_vector(data_width - 1 downto 0) := (others => '0');
|
||||
--signal signal_out_two : std_Logic_vector(data_width - 1 downto 0) := (others => '0');
|
||||
signal signal_summ : signed(data_width - 1 downto 0) := (others => '0'); -- 16bit word
|
||||
|
||||
signal signal_summ : signed(data_width - 1 downto 0) := (others => '0'); -- 16bit word
|
||||
|
||||
--define components to use
|
||||
-- component sin_gen is
|
||||
-- generic
|
||||
-- (
|
||||
-- phase_width : integer := 9;
|
||||
-- data_width : integer := 16
|
||||
-- );
|
||||
-- port
|
||||
-- (
|
||||
-- clk : in std_logic; --100mhz clock
|
||||
-- rst : in std_logic; --rst
|
||||
-- --phase_incr : in std_Logic_vector(phase_width - 1 downto 0); --"frequency"
|
||||
-- signal_f_one : out std_Logic_vector(data_width - 1 downto 0); --
|
||||
-- signal_f_two : out std_Logic_vector(data_width - 1 downto 0);
|
||||
-- --phase_out : out std_Logic_vector(phase_width - 1 downto 0);
|
||||
-- signal_out : out std_Logic_vector(data_width - 1 downto 0)
|
||||
-- );
|
||||
-- end component;
|
||||
|
||||
begin --define the operation of the module!
|
||||
--signal output
|
||||
|
||||
signal_out <= std_logic_Vector(signal_summ);
|
||||
|
||||
|
||||
-- sin_gen_one : sin_gen
|
||||
-- generic map
|
||||
-- (
|
||||
-- phase_width => phase_width,
|
||||
-- data_width => data_width
|
||||
-- )
|
||||
-- port map
|
||||
-- (
|
||||
-- clk => clk,
|
||||
-- rst => rst,
|
||||
-- phase_incr => std_logic_Vector(To_unsigned(phase_incr_one,phase_width)),
|
||||
-- --phase_out => phase_out,
|
||||
-- signal_out => signal_out_one
|
||||
-- );
|
||||
|
||||
-- sin_gen_two : sin_gen
|
||||
-- generic map
|
||||
-- (
|
||||
-- phase_width => phase_width,
|
||||
-- data_width => data_width
|
||||
-- )
|
||||
-- port map
|
||||
-- (
|
||||
-- clk => clk,
|
||||
-- rst => rst,
|
||||
-- phase_incr => std_logic_Vector(To_unsigned(phase_incr_two,phase_width)),
|
||||
-- --phase_out => phase_out,
|
||||
-- signal_out => signal_out_two
|
||||
-- );
|
||||
|
||||
--adder
|
||||
process(clk)
|
||||
begin
|
||||
|
||||
@@ -24,10 +24,10 @@ entity sin_gen_sum_tb is
|
||||
(
|
||||
phase_width : integer := 9;
|
||||
data_width : integer := 16;
|
||||
phase_incr_one : integer := 37;
|
||||
phase_incr_one : integer := 37;
|
||||
phase_incr_two : integer := 57;
|
||||
sampling_f : integer := 4535; -- 100MHz/22050Hz
|
||||
clock_cnt_width : integer := 13
|
||||
clock_cnt_width : integer := 13
|
||||
);
|
||||
end sin_gen_sum_tb;
|
||||
|
||||
@@ -43,7 +43,7 @@ architecture behavioral of sin_gen_sum_tb is
|
||||
signal clk : std_logic := '0'; --100mhz clock
|
||||
signal rst : std_logic := '0'; --rst
|
||||
signal signal_out : std_Logic_vector(data_width - 1 downto 0) := (others => '0');
|
||||
signal clk_22050 : std_Logic := '0';
|
||||
signal clk_22050 : std_Logic := '0';
|
||||
|
||||
--define components to use
|
||||
component sin_gen_sum is
|
||||
@@ -69,7 +69,7 @@ architecture behavioral of sin_gen_sum_tb is
|
||||
data_width : integer := 16;
|
||||
|
||||
sampling_f : integer := 4535; -- 100MHz/22050Hz
|
||||
clock_cnt_width : integer := 13
|
||||
clock_cnt_width : integer := 13
|
||||
);
|
||||
port
|
||||
(
|
||||
|
||||
Reference in New Issue
Block a user