imants/RTR532
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

initial commit

Browse Source
This commit is contained in:
Imants Pulkstenis
2020-02-10 22:03:20 +02:00
parent b6f75f6297
commit 1f0ce57d47
3 changed files with 7 additions and 7 deletions
Download Patch File Download Diff File Expand all files Collapse all files
ps01q/ps01q.qpf → ps1/ps01q/ps01q.qpf
View File
ps01q/ps01q.qsf → ps1/ps01q/ps01q.qsf
+7 -7
View File
@@ -37,12 +37,12 @@
# -------------------------------------------------------------------------- # # -------------------------------------------------------------------------- #
set_global_assignment -name FAMILY "Cyclone V" set_global_assignment -name FAMILY "Cyclone 10 GX"
set_global_assignment -name DEVICE 5CGXFC7C7F23C8 set_global_assignment -name DEVICE 10CX220YF780I5G
set_global_assignment -name TOP_LEVEL_ENTITY ps01q set_global_assignment -name TOP_LEVEL_ENTITY ps01q
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 15.0.0 set_global_assignment -name ORIGINAL_QUARTUS_VERSION 15.0.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "13:30:04 FEBRUARY 12, 2017" set_global_assignment -name PROJECT_CREATION_TIME_DATE "13:30:04 FEBRUARY 12, 2017"
set_global_assignment -name LAST_QUARTUS_VERSION "18.1.0 Lite Edition" set_global_assignment -name LAST_QUARTUS_VERSION "19.4.0 Pro Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 256 set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 256
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0 set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
@@ -50,7 +50,7 @@ set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (VHDL)" set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (VHDL)"
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT VHDL -section_id eda_simulation set_global_assignment -name EDA_OUTPUT_DATA_FORMAT VHDL -section_id eda_simulation
set_global_assignment -name VHDL_FILE ps01q.vhd set_global_assignment -name VHDL_FILE ps01q.vhd
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top # Obsolete assignment in <Version 19.4> "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top "
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top # Obsolete assignment in <Version 19.4> "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top "
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top # Obsolete assignment in <Version 19.4> "set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top "
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top # Obsolete assignment in <Version 19.4> "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top"
ps01q/ps01q.vhd → ps1/ps01q/ps01q.vhd
View File